Improved Performances Of Metal-Oxide-Nitride-Oxide-Silicon Memory With Hftion as Charge Trapping Layer by Liu, L et al.
Title Improved Performances Of Metal-Oxide-Nitride-Oxide-SiliconMemory With Hftion as Charge Trapping Layer
Author(s) Chen, J; Xu, J; Liu, L; Lai, PT
Citation Applied Physics Letters, 2013, v. 103 n. 21, article no. 213507
Issued Date 2013
URL http://hdl.handle.net/10722/202924
Rights Applied Physics Letters. Copyright © American Institute ofPhysics
Improved performances of metal-oxide-nitride-oxide-silicon memory with HfTiON as
charge-trapping layer
J. X. Chen, J. P. Xu, L. Liu, and P. T. Lai 
 
Citation: Applied Physics Letters 103, 213507 (2013); doi: 10.1063/1.4829880 
View online: http://dx.doi.org/10.1063/1.4829880 
View Table of Contents: http://scitation.aip.org/content/aip/journal/apl/103/21?ver=pdfcov 
Published by the AIP Publishing 
 
Articles you may be interested in 
Performance improvement of metal-Al2O3-HfO2-oxide-silicon memory devices with band-engineered Hf-
aluminate/SiO2 tunnel barriers 
J. Vac. Sci. Technol. B 31, 041201 (2013); 10.1116/1.4807842 
 
Improved charge-trapping properties of TiON/HfON dual charge storage layer by tapered band structure 
Appl. Phys. Lett. 101, 133503 (2012); 10.1063/1.4754830 
 
Performance enhancement of multilevel cell nonvolatile memory by using a bandgap engineered high- κ trapping
layer 
Appl. Phys. Lett. 97, 253503 (2010); 10.1063/1.3531559 
 
Device characteristics of HfON charge-trap layer nonvolatile memory 
J. Vac. Sci. Technol. B 28, 1005 (2010); 10.1116/1.3481140 
 
Electrical properties of HfTiON gate-dielectric metal-oxide-semiconductor capacitors with different Si-surface
nitridations 
Appl. Phys. Lett. 91, 052902 (2007); 10.1063/1.2767177 
 
 
 This article is copyrighted as indicated in the article. Reuse of AIP content is subject to the terms at: http://scitation.aip.org/termsconditions. Downloaded to IP:  147.8.31.43
On: Tue, 14 Oct 2014 09:41:28
Improved performances of metal-oxide-nitride-oxide-silicon memory
with HfTiON as charge-trapping layer
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The properties of HfTiON as charge-trapping layer of metal-oxide-nitride-oxide-silicon memory
are investigated, and effects of different Hf/Ti ratios in HfTiON films on the physical and
electrical characteristics are analyzed. It is found that the higher the Ti content, the higher is the
charge-trapping efficiency, thus, larger memory window and higher program/erase speeds.
However, excessive Ti can diffuse to the HfTiON/SiO2 interface and cause the formation of a
Ti-silicate interlayer, which deteriorates the retention of data. Experimental results indicate that
the device with a Hf/Ti ratio of 1:1 can give a good trade-off between performance and
reliability.VC 2013 AIP Publishing LLC. [http://dx.doi.org/10.1063/1.4829880]
Recently, metal-oxide-nitride-oxide-silicon (MONOS)
charge-trapping flash memory has attracted much concern for
the next-generation nonvolatile memory application due to its
advantages of low operating voltage, feasibility of scaling,
and simple fabrication process.1–3 Various high-j dielectrics,
e.g., HfO2,
4,5 Ta2O5,
6 ZrON,7 LaON,8 and HfGdO,9 have
been investigated as the charge trapping layer (CTL) to
improve the performance and reliability. Among these high-j
materials, HfON, due to its high k value (22), good thermal
stability with SiO2, deep conduction-band edge relative to
SiO2 (1.5 eV), and deep trap energy (1 eV),10–12 was
listed in the ITRS [The International Technology Roadmap
for Semiconductors, 2009, www.itrs.net.] to replace the con-
ventional Si3N4 for further down-scaling. The main problem
of HfON is its inferior trapping efficiency as compared to
Si3N4.
13,14 Several approaches, including band engineering15
and implant of dopants into HfON,16 have been proposed to
obtain a larger memory window. On the other hand, TiO2 is a
high-j material (j> 80),17 which is very beneficial for fur-
ther down-scaling. Also, it has been reported that incorpora-




20 can improve the
physical and electrical properties of memory devices. In view
of the above points, we investigated the physical and electri-
cal properties of HfTiON as the CTL of MONOS flash mem-
ory. Furthermore, the Hf/Ti ratio in the HfTiON film was
optimized by considering a trade-off between memory per-
formance and reliability.
Both metal-nitride-oxide-silicon (MNOS) and MONOS
capacitor memories were fabricated on p-silicon wafers with a
resistivity of 1–10 Xcm. After the standard Ratio Corporation
of America cleaning, a 3.1-nm SiO2 film was thermally grown
at 900 C in dry O2. Next, a high-j HfTiON film was depos-
ited as CTL by reactive co-sputtering method using Denton
Vacuum Discovery Deposition System at room temperature
(RT). In order to investigate the effects of Ti content on the
charge-trapping properties of HfTiON, different Ti contents
were incorporated into HfON by co-sputtering of Hf and Ti
targets in a mixed ambient of Ar/N2/O2¼ 12/15/3 at a fixed
Hf-target RF power of 28W and different Ti-target DC powers
(6.7W, 14.9W, and 29.6W, respectively), and the correspond-
ing samples were denoted as HTON1, HTON2, and HTON3
with an atomic Hf/Ti ratio of 3.31:1, 1:1.07, and 1:2.97,
respectively, determined by normal x-ray photoelectron spec-
troscopy (XPS) analysis. All the HfTiON films had roughly
the same thickness of 6.8 nm. Rapid thermal annealing was
performed at 500 C for 1min in N2 ambient to improve the
quality of the high-j dielectric film. Subsequently, a 13.2-nm
Al2O3 as blocking layer was deposited by atomic layer deposi-
tion using Al(CH3)3 as precursor and H2O as oxidant at
300 C in an Oxford OpAL System. The corresponding
MNOS capacitors without Al2O3 were also prepared for
constant-current stress (CCS) measurements. Finally, Al was
thermally evaporated and patterned as gate electrode and also
as back electrode, followed by a forming-gas annealing in
H2/N2 (5% H2) at 300
C for 20min.
The physical and electrical characteristics of the HfTiON
CTL were thoroughly investigated. The film thickness was
measured by multi-wavelength ellipsometry and confirmed
by transmission electron microscopy (TEM) images. The ele-
mental composition and chemical bonding were analyzed by
XPS using a monochromatic Al Ka (1486.7 eV) source.
Capacitance-voltage (C-V) and CCS measurements were car-
ried out using HP4284A precision LCR meter and HP4156A
precision semiconductor parameter analyzer, respectively.
The flat-band voltage (VFB) of the samples was extracted by
assuming CFB/COX¼ 0.5 (CFB and COX are the flat-band and
oxide capacitances, respectively, determined from 1-MHz
high-frequency C-V curve).
Fig. 1 shows the cross-sectional TEM images of the
MONOS capacitors after annealing the stacked gate dielec-
trics. The thickness of the HfTiON films is evaluated to be
6.8 nm, 6.7 nm, and 6.9 nm for the HTON1, HTON2, and
a)Authors to whom correspondence should be addressed. Electronic
addresses: jpxu@mail.hust.edu.cn and laip@eee.hku.hk.
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HTON3 samples, respectively. It can be observed that the
HfTiON/SiO2 interface is clearer and sharper for the HTON1
sample than the HTON2 and HTON3 samples, indicating bet-
ter interface quality for the HTON1 sample. Moreover, no
evidence of structural phase transformation can be found as
the Ti content increases, i.e., all the HfTiON films should be
amorphous. The XPS spectra of Hf 4f, Ti 2p, and O 1s are
shown in Fig. 2. It can be seen that the chemical bonding of
the three samples is almost the same, independent of the
Ti-target sputtering power. Using Gaussian fitting, the Hf 4f
and Ti 2p spectra can be decomposed into two and three
sub-peaks, respectively. As shown in Fig. 2, the peak binding
energies located at around 18.3/16.6 eV for Hf 4f5/2/Hf 4f7/2
and 464.0/458.3 eV for Ti 2p1/2/Ti 2p3/2 are assigned to be
HfON21 and TiON, respectively. This is fully in agreement
with our previous investigation.22 Moreover, Ti 2p shows a
peak binding energy at 460.0 eV, which should be attributed
to Ti silicate.23 In fact, as shown in Fig. 2(c), for TiON films
deposited on SiO2 with the same Ti-target DC power and
deposition ambient as the HfTiON films, the same peak at
460.0 eV is also observed, which should correspond to Ti-Si
bonds and is the precursor of the Ti silicate formed during the
subsequent post-deposition annealing.
To further confirm the composition of the HfTiON films
with different Ti contents, the O 1s spectrum which can be
decomposed into three sub-peaks is examined, as shown in
Fig. 2(d). The three peaks appeared at 530.0 eV, 529.5 eV,
and 531.6 eV correspond to HfON, TiON, and Ti silicate,
respectively. The peak binding energy for Ti silicate agrees
with that reported by Sarkar et al.24 From Figs. 2(b) and
2(d), it can be seen that the peak intensity corresponding to
Ti silicate increases as Ti content increases, suggesting that
more Ti incorporation in the HfTiON film leads to thicker
interfacial layer.
The difference in charge-trapping characteristics of the
HfTiON films with different Hf/Ti ratios is examined by the
CCS method. A constant current of 10 lA/cm2 or 20 lA/cm2
is applied to the gate electrode of the MNOS capacitors for
1 s, respectively. The trapped charge centroid (Xt) and the
trapped charge (Qtrap) extracted from the CCS measurement
are given as25









where Xt is measured from the Al/HfTiON interface to the
HfTiON/SiO2 interface; DVg and DVþg are the negative
and positive gate-voltage shifts; tstack and estack are the physi-
cal thickness and equivalent dielectric constant of the
HfTiON/SiO2 stack, respectively. The extracted Xt and
FIG. 1. Cross-sectional TEM image of
Al/Al2O3/HfTiON/SiO2/Si structure.
(a) HTON1 sample, (b) HTON2 sam-
ple, and (c) HTON3 sample.
FIG. 2. Hf 4f (a), Ti 2p (b), and O 1s (c) core level XPS spectrum of HfTiON films with different Ti contents; Ti 2p (c) core level XPS spectrum of the as-
deposited TiON film under the same Ti-target DC power and deposition ambient as HfTiON deposition. The TON1, TON2, and TON3 are corresponding to
HTON1, HTON2, and HTON3, respectively.
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Qtrap/Qtotal for the HfTiON films with various Ti contents are
shown in Fig. 3. The charge-trapping efficiency (defined as
Qtrap/Qtotal) is increased as the incorporated Ti increases,
indicating that adding Ti atoms into the HfON film can
effectively improve the charge-trapping efficiency. Also as
shown in Fig. 3, the Xt moves toward the HfTiON/SiO2
interface as the constant-current stress increases, suggesting
that the injected electrons tend to fill the traps near the
Al/HfTiON interface first, which is beneficial for the reten-
tion characteristics by suppressing electrons tunneling back
to the silicon substrate.12
Fig. 4(a) is the memory window of the samples when
HfTiON with different Ti contents is used as CTL. The larg-
est window of 4.8V is achieved for the HTON3 sample, as
compared to 3.5V and 4.3V for the HTON1 and HTON2
samples, respectively, under program/erase (P/E) voltages of
þ/13V for 1 s. Obviously, the more the Ti incorporation,
the larger is the memory window, further confirming the
higher charge-trapping efficiency can be achieved for higher
Ti content. In addition, the dielectric constant extracted from
the accumulation capacitance (COX) of C–V curve (not
shown here) is 18.6, 22.2, and 24.8 for the HTON1, HTON2,
and HTON3 samples, respectively, indicating that the dielec-
tric constant of the HfTiON film increases with the Ti con-
tent.26 As a result, the voltage drop across the tunnel oxide is
larger for the HTON3 sample than the other two samples,
inducing a higher electric field across the tunnel layer, and
thus more electrons injected to the HfTiON CTL. Thus, a
reasonably high Ti content in the HfTiON CTL can improve
the storage capability and injection efficiency of charges.
Fig. 4(b) is the transient P/E characteristic of the samples
as a function of pulse width varying from 0.1ms to 1 s. Under
a P/E voltage of612V for 1ms, the HTON3 sample shows a
VFB shift of 2.73/2.58V, which is larger than 1.96/1.82V
for the HTON1 sample and 2.32/2.18V for the HTON2
sample, i.e., highest P/E speed obtained for the HTON3 sam-
ple with the highest Ti content. This is attributed to higher
charge-trapping efficiency and higher charge-injection effi-
ciency. Moreover, no significant over-erase phenomenon is
observed for all the devices, implying negligible hole trap-
ping in the CSL.27
Fig. 5 is the retention characteristics of the samples
under programming state (12V for 1 s), measured at RT and
85 C, respectively. The charge retention rate after 104 s is
89.0%, 85.8%, and 79.3% at RT, and drops to 69.4%, 64.2%,
and 48.1% at 85 C for the HTON1, HTON2, and HTON3
samples, respectively. Apparently, charge loss rate is
increased as the Ti content in the HfTiON CTL increases.
From the results of the trapped charge centroid in Fig. 3, the
memory device with higher Ti content should have better
data retention because the trapped charge centroid is farther
away from the HfTiON/SiO2 interface. However, excessive
Ti in the HfTiON film can diffuse to the HfTiON/SiO2 inter-
face,23 leading to the formation of Ti silicate at the interface,
and thus interfacial traps, which can increase the discharge
of electrons through the trap-assisted tunneling mechanism.
Moreover, the conduction-band offset relative to the silicon
substrate decreases to less than 1 eV for the HfTiON film
with a Hf/Ti ratio of 1:2,28 and so the trapped electrons in
the CTL can tunnel back to the silicon substrate more easily,
causing the degradation of the retention characteristics.
Further deterioration in the data retention at 85 C indicates
that more electrons in the HfTiON CTL can obtain sufficient
thermal energy to go through the tunnel oxide to the Si sub-
strate. Therefore, the Ti content in the HfTiON film should
be carefully chosen to obtain a good trade-off between mem-
ory performance and reliability. For example, the HTON2
sample with a Hf/Ti ratio of 1:1.07 has a large memory win-
dow of 4.25V at6 13V, high P/E speed with 2.32/2.18V
at þ/12V for 1ms, and good data retention of 85.8% at
room temperature and 64.2% at 85 C.
FIG. 3. Xt and Qtrap/Qtotal under the constant-current stress for HfTiON
MNOS capacitors with different Ti contents.
FIG. 4. Memory window of the MONOS capacitors under various gate
biases (a) and transient P/E characteristics of the MONOS capacitors as a
function of time (b).
FIG. 5. Retention characteristics of HfTiON memory devices measured at
RT and 85 C.
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To demonstrate the potential of Ti incorporation into
HfON, a comparison of memory performances between the
HfTiON CTL in this work and other HfXON CTL12,29
(X denotes other metal) is given in Table I. It can be seen
that based on a comprehensive evaluation, the HfTiON CTL
exhibits good memory performances and thus has promising
application for nonvolatile memory devices.
The effects of Ti incorporation in HfON on the physical
and electrical properties of MONOS capacitor memory with
HfTiON as CTL are investigated. It is found that increasing
the Ti content will induce higher charge-trapping efficiency,
thus improving the memory window and P/E speeds.
However, the data retention characteristics are degraded.
Therefore, the Ti content in the HfTiON film needs to be
optimized to achieve a good trade-off between performance
and reliability. In this work, the MONOS memory with a
Hf/Ti ratio of 1:1 in the HfTiON CTL exhibits a large
memory window, high P/E speed, and good data retention.
In summary, high-j HfTiON with an optimal Ti content has
high potential as the CTL of the MONOS memory device.
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TABLE I. Comparison of memory performances between the HfTiON CTL in this work and other HfXON CTL (X denotes other metal).






after 10 yr (%)
Al/Al2O3/HfTiON/SiO2/Si (HTON2) (13.2/6.8/3.1 nm) 22.2 3.75V@6 12V, 1 s 2.32V@ þ 12V, 1ms 85.8% @RT
64.2% @85 C
2.18V@  12V, 1ms
Al/Al2O3/HfYON/SiO2/Si (Ref. 12) (20/12/3 nm) NA 6.0V@6 14V, 1 s 2.9V@ þ 12V, 1ms 79%@RT
NA
Al/ HfLaON/SiO2/Si (Ref. 29) (15/3 nm) 17.6 3.25V@6 12V, 1 s 1.5V@ þ 10V, 1ms 66%@RT
1.1V@  10V, 1ms
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